

## High Efficiency SCRs, 50A/1200V

### Main Features


Symbol	Value	Unit
$I_{T(AV)}$	50	A
$V_{DRM}/V_{RRM}$	1200	V
$I_{GT(\text{Max.})}$	40	mA
$I_{T(\text{RMS})}$ , package limit	65	A

### DESCRIPTION

The 55PT12C1 series of silicon controlled rectifiers are suitable for general purpose applications, where power handling and power dissipation are critical.

### APPLICATIONS

- Line rectifying 50/60Hz
- Switch mode and resonant mode power supplies
- Motor control
- Power converter
- AC power control
- Lighting and temperature control




### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	TEST CONDITIONS		VALUE	UNIT	
RMS on-state current full sine wave (180° conduction angle)	$I_{T(\text{RMS})}$	$T_c=80^\circ\text{C}$		65	A	
Average on-state current (180° conduction angle)	$I_{T(AV)}$	$T_c=80^\circ\text{C}$		50	A	
Non repetitive surge peak on-state current (full cycle, $T_j$ initial = 25°C)	$I_{TSM}$	$F=50 \text{ Hz}$	$t = 20 \text{ ms}$	600	A	
		$F=60 \text{ Hz}$	$t = 16.7 \text{ ms}$	630		
$I^2t$ Value for fusing	$I^2t$	$t_p = 10 \text{ ms}$		1800	$\text{A}^2\text{s}$	
Critical rate of rise of on-state current $V_D=67\% V_{DRM}$ , $t_p=200\mu\text{s}$ , $I_G=0.3\text{A}$ $dI_G/dt=0.3\text{A}/\mu\text{s}$	$dl/dt$	$F = 50 \text{ Hz}$	$T_j = 125^\circ\text{C}$	150	$\text{A}/\mu\text{s}$	
			$I_T = 40\text{A}$ , repetitive	500		
Peak gate current	$I_{GM}$	$T_p = 20 \mu\text{s}$	$T_c = 125^\circ\text{C}$	5	A	
Maximum gate power	$P_{GM}$	$T_p = 20 \mu\text{s}$	$T_c = 125^\circ\text{C}$	10	W	
Average gate power dissipation	$P_{G(AV)}$	$T_c = 125^\circ\text{C}$		1	W	
Repetitive peak off-state voltage	$V_{DRM}$	$T_j = 25^\circ\text{C}$		1200	V	
Repetitive peak reverse voltage	$V_{RRM}$					
Storage temperature range	$T_{stg}$			- 40 to + 150	$^\circ\text{C}$	
Operating junction temperature range	$T_j$			- 40 to + 125		
Maximum peak reverse gate voltage	$V_{RGM}$			5	V	


<b>ELECTRICAL SPECIFICATIONS</b> ( $T_J = 25^\circ\text{C}$ unless otherwise specified)							
<b>SYMBOL</b>	<b>PARAMETER</b>	<b>TEST CONDITIONS</b>			<b>VALUE</b>	<b>Unit</b>	
$I_{GT}$	Gate trigger current	$V_D = 12\text{V}$ , $R_L = 30\Omega$			Max.	40	mA
$V_{GT}$	Gate trigger voltage				Max.	1.5	V
$V_{GD}$	Gate non-trigger voltage	$V_D = 0.67 V_{DRM}$			Max.	0.2	V
$I_{GD}$	Gate non-trigger current				Max.	3	mA
$I_H$	Holding current	$I_T = 1\text{A}$ , gate open			Max.	60	mA
$I_L$	Latching current	$I_G = 1.2 \times I_{GT}$			Max.	80	mA
$dV/dt$	Critical rate of rise of voltage	$V_D = 67\% V_{DRM}$ , gate open	$T_j = 125^\circ\text{C}$	Min.	1000	V/ $\mu\text{s}$	
$V_{TM}$	Forward voltage drop	$I_T = 100\text{A}$ , $t_P = 380\mu\text{s}$	$T_j = 25^\circ\text{C}$	Max.	1.6	V	
$I_{DRM}$ $I_{RRM}$	Peak reverse and off-state leakage current	$V_D = V_{DRM}$ , $V_R = V_{RRM}$	$T_j = 25^\circ\text{C}$	Max.	10	$\mu\text{A}$	
			$T_j = 125^\circ\text{C}$	Max.	5	mA	
$V_{to}$	Threshold voltage	for power loss calculation only	$T_j = 125^\circ\text{C}$	Max.	0.90	V	
$R_t$	Slope resistance		$T_j = 125^\circ\text{C}$	Max.	7.5	m $\Omega$	

<b>THERMAL RESISTANCE</b>					
<b>SYMBOL</b>	<b>Parameter</b>			<b>VALUE</b>	<b>UNIT</b>
$R_{th(j-c)}$	Junction to case (DC) (Maximum)		$0.25$	$0.25$	$^\circ\text{C}/\text{W}$
$R_{th(c-h)}$	Case to heatsink (Typical)				


<b>ORDERING INFORMATION</b>					
<b>ORDERING TYPE</b>	<b>MARKING</b>	<b>PACKAGE</b>	<b>WEIGHT</b>	<b>BASE Q'TY</b>	<b>DELIVERY MODE</b>
55PT12C1	55PT12C1	TO-247	5g	30	Tube

<b>ORDERING INFORMATION SCHEME</b>					
					
<b>Current</b>	55	PT	12	C	1
55 = 50A, $I_{T(AV)}$					
<b>SCR series</b>					
<b>Voltage Code</b>					
12 = 1200V					
<b>Package type</b>					
C = TO-247					
<b>Chip type</b>					
1 = Mesa Glass Passivation Chip					


**Fig.1 Maximum power dissipation versus average on-state current (half cycle)**




**Fig.2 RMS on-state current versus case temperature (full cycle)**




**Fig.3 On-state characteristics (maximum values).**




**Fig.4 Surge peak on-state current versus number of cycles.**




**Fig.5 Non-repetitive surge peak on-state current for a sinusoidal pulse with width  $t_p < 10$  ms, and corresponding value of  $I^2t$ .**



**Fig.6 Relative variations of gate trigger current, holding current and latching current versus junction temperature (typical values)**



## Case Style



All dimensions in millimeters(inches)

